simple molecular arch pix

A Greedy Algorithm for Tolerating Defective Crosspoints in NanoPLA Design

Article by Helia Naeimi and André DeHon published in Proceedings of the International Conference on Field-Programmable Technology (ICFPT2004, pp. 49--56, December 6--8, 2004).

Recent developments suggest both plausible fabrication techniques and viable architectures for building sublithographic Programmable Logic Arrays using molecular-scale wires and switches. Designs at this scale will see much higher defect rates than in conventional lithography. However, these defects need not be an impediment to programmable logic design as this scale. We introduce a strategy for tolerating defective crosspoints and develop a lineartime, greedy algorithm for mapping PLA logic around crosspoint defects. We note that P-term fanin must be bounded to guarantee low overhead mapping and develop analytical guidelines for bounding fanin. We further quantify analytical and empirical mapping overhead rates. Including fanin bounding, our greedy mapping algorithm maps a large set of benchmark designs with 13% average overhead for random junction defect rates as high as 20%.

© 2004 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.


N.b. We give a larger system context and apply this technique to interconnect nanoPLA blocks in Seven Strategies for Tolerating Highly Defective Fabrication.