Penn Logo
Vertical Line

Implementation of Computation Group

Divider Divider Divider Divider Divider Divider Divider


Professor



André DeHon





Current Students


Dongjoon (DJ) Park

FPGA design methodology


Ezra Thomas

FPGA Placement






Past Students

Yuanlong Xiao Tools for FPGAs Ph.D. Dissertation RapidStream Design Automation
Hans Giesen High Level Synthesis, Design Space Exploration Ph.D. Dissertation Synopsys
Nick Roessler Security Ph.D. Dissertation Draper Laboratory
Raphael Rubin Routing, Variation and Fault Tolerance Ph.D. Dissertation Susquehanna International Group (SIG)
Edin Kadric Low Energy, Memory Architecture, Lightweight Error Checking Ph.D. Dissertation Google
Brooke Fugate Qualcomm
Benjamin Gojman Nano Architectures, Reliability, Fault Tolerance, Variation Tolerance Ph.D. Dissertation, Master's Thesis Google
Udit Dhawan Secure Processor Design Intel
Nikil Mehta Reliable, ultra-low energy architectures Ph.D. Dissertation, Master's Thesis Google
Michael deLorimier Programming Languages Ph.D. Dissertation, Master's Thesis Google
Nachiket Kapre Spatial, Concurrent Architectures Ph.D. Dissertation, Master's Thesis Xilinx
Helia Naeimi Defect & Fault Tolerance Ph.D. Dissertation, Master's Thesis Intel
Michael Wrighton Parallel Placement and CAD Master's thesis Intel
Divider Divider Divider Divider Divider Divider
Room# 315, 200 South 33rd Street, Electrical and Systems Engineering Department, Philadelphia, University of Pennsylvania, PA 19104.