Penn Logo
Vertical Line

Implementation of Computation Group

Divider Divider Divider Divider Divider Divider
Low-Fat Pointers
Bluespec System Verilog source release for Fat Pointer designs described in the CCS 2013 paper Low-Fat Pointers: Compact Encoding and Efficient Gate-Level Implementation of Fat Pointers for Spatial Safety and Capability-based Security

Accurate Parallel Floating-Point Accumulator
Bluespec System Verilog source release for floating-point adder and accumulator designs described in the ARITH 2013 paper Accurate Parallel Floating-Point Accumulation

SAFE Processor
Bluespec System Verilog source release for SAFE Processor

dynamc Multi-Hash Cache (dMHC) Near Associative Memory
Bluespec System Verilog source release for dMHC designs described in the FPGA 2013 paper Area-Efficient Near-Associative Memories on FPGAs

Split-Merge Packet Switch NoC
Bluespec System Verilog source release for Split-Merge designs described in the FPT 2012 paper FPGA Optimized Packet-Switched NoC using Split and Merge Primitives

Delay-Targeted VPR Patch
VPR 5 patches and scripts for Delay-Targeted Routing described in the FPGA 2011 paper Timing-Driven Pathfinder Pathology and Remediation: Quantifying and Reducing Delay Noise in VPR-Pathfinder

Divider Divider Divider Divider Divider Divider
Room# 315, 200 South 33rd Street, Electrical and Systems Engineering Department, Philadelphia, University of Pennsylvania, PA 19104.